What are the best?

What are the recommended best practices for reducing dynamic power consumption in the 5CEFA5U19I7N?

It appears you would be better off asking in an Intel FPGA forum rather than here. I expect there aren’t a lot of FPGA people in here.

Peter